MIPS R2000 RISC Architecture [Paperback - Used]

MIPS R2000 RISC Architecture [Paperback - Used]
Angle View: MIPS R2000 RISC Architecture [Paperback - Used]
MIPS R2000 RISC Architecture [Paperback - Used]
(1) 1 shops 0 products

Detailed product description

CONDITION - USED - Pages can include limited notes and highlighting, and the copy can include "From the library of" labels or previous owner inscriptions. Accessories such as CD, codes, toys, may not be included. A complete reference manual to the MIPS RISC architecture, this book describes the user Instruction Set Architecture (ISA), by the R2000, R3000, R4000, and R6000 (collectively known as the R-Series) processors, together with an extension to this ISA. Focusing on the new R4000 and R6000 chips, this book is organized into two major sections: Chapters 1 through 6 describe the characteristics of the CPU, while Chapter 7 through 9 describe the Floating Point Unit (FPU). This book describes the general characteristics and capabilities of each RISC processor, along with a description of the programming model, memory management unit (MMU), and the registers associated with each processor. Also included is an overview of the underlying concepts that distinguish RISC architecture from Complex Instruction Set Computer (CISC) architecture.

MIPS R2000 RISC Architecture, Used [Paperback]


Compare buying offers


Search
Amazon Amazon

Currently Unavailable - Out of Stock

We don't know when or if this item will be back in stock. Please check back later for updates.

Product specifications

Technical details

Manufacturer -
Brand Prentice Hall PTR
Item model number -
Color -
Weight -
Height -
Depth -

Additional product information

Product Id 1286358
User Reviews and Ratings 3 (1 ratings) 3 out of 5 stars
UPC 466755433478

Compare buying offers


# Title Reviews User Ratings Price
1
Search on Amazon
Price:
Search on Amazon
Search on Amazon

Similar Products View All


arrow_upward